Timing Solutions Applications Center

A SemiApps.com Applications Center

Clocks :: DUAL-INPUT CLOCK GENERATOR INCREASES SYSTEM STABILITY IN NETWORKING AND DATA COMMUNICATIONS APPLICATIONS

Analog Devices’ AD9549 dual-input network clock generator provides networking and data communications systems designers with a new standard of performance to maximize network uptime and...  >>  

Clocks :: Clock oscillators improve reliability

Operating from 2.5 to 3.3 V, the S1614XP/S1613XP crystal clock oscillators offer frequencies from 100 to 160 MHz with total stability better than ±25 ppm over commercial conditions or ±50 ppm...  >>  

Clocks :: RTC delivers high accuracy, low power

The ISL1208 real-time clock features high accuracy and ultra-low-power consumption along with technology providing zero battery drain until the product is powered up for the first time, stopping...  >>  

Clocks :: Jitter software enables precise evaluation

For use with the E5052A Signal Source Analyzer (SSA), SSA-J jitter-analysis software provides femtosecond resolution for data-independent clock-jitter evaluation in advanced digital communication...  >>  

Clocks :: Spread-spectrum clocks target regulators

Suited for switching regulators, the LTC6908-1/-2 spread spectrum silicon oscillators are programmable to any frequency from 50 kHz to 10 MHz.  >>  

Clocks :: SiGe CML clock ICs reach 12-GHz speed

The NB7L11M, NB7L14M, NB7L86M, NBSG16M, and NB7N017M are SiGe-based, high-bandwidth, fully differential clock distribution, clock-driving, clock-multiplexing, and clock-prescaling ICs with...  >>  

Clocks :: FPGA IDE tool aids timing, power analysis

Libero Integrated Design Environment (IDE) is Actel's comprehensive software toolset for designing with all Actel FPGAs. From schematic and/or HDL design, synthesis and simulation, through...  >>  

Clock Distribution :: Small LVDS 1:2 buffer features low jitter

The SY89835U is a 1:2 LVDS fanout buffer featuring 100-W internal termination and fail safe input in a tiny 2 x 2mm 8-pin footprint. The chip features less than 1-ps rms cycle-to-cycle and random...  >>  

Programmable Timing :: IC static timing tool aids predictability

NanoTime is a next-generation transistor-level static timing analysis solution that provides concurrent timing and signal integrity analysis for ASIC designs. Its performance and capacity allow...  >>  

Programmable Timing :: Clock generators enable up to 20 clock outputs

The ispClock5610A and ispClock5620A are in-system-programmable high-fanout enhanced zero delay clock generators designed for use in high performance communications and computing applications. The...  >>  

Programmable Timing :: Clock generator IC offers 700-fs jitter

The AD9540 clock generator IC features PLL circuitry, including a flexible 200-MHz phase frequency detector and a digitally programmable charge pump current. The device provides less than 700-fs...  >>  

Programmable Timing :: 8-GHz PLL synthesizer needs no doublers

Designed to be used to implement local oscillators in the up-conversion and down-conversion sections of wireless receivers and transmitters, the 8-GHz ADF4108 PLL synthesizer eliminates the need...  >>  

Clock Distribution :: M-LVDS transceivers deliver high signal integrity

Suited for clock distribution in ATCA platforms or other backplanes, the DS91C176, DS91D176, DS91C180, and DS91D180 multipoint-low voltage differential signaling (M-LVDS) transceivers have improved...  >>